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The objectives of this element of the NASA Satellite Communications Applications
Research (SCAR) Program are to develop new advanced on-board satellite capabilities that
will enable the provision of new services, namely interim and full Integrated Services
Digital Network (ISDN) services via satellite and to provide a system analysis of futuristic
satellite communications concepts, namely broadband services via satellite.
This aspect of the NASA SCAR Program provides a research and development effort to:
1) develop basic technologies and concepts to use the on-board processing and
switching capabilities of advanced satellites that will enable the provision of
interim and full ISDN services and
2) provide a systems and requirements analysis of future satellite
communications concepts based on a new generation of broadband
switching and processing satellites.
These objectives will be achieved in part by designing and developing hardware to interface
between terrestrial ISDN networks and a communications satellite, possibly with the
Advanced Communications Technology Satellite (ACTS).
1.2 Scope
This task completion report documents the ISDN Satellite Terminal Adapter (ISTA)
development associated with the Interim Service ISDN Satellite (ISIS) architecture. The
process and methodology is applicable to the ISIS system as described in Figure 1.2-1,
"NASA/SCAR Approaches for Advanced ISDN Satellites". The ISIS Network
development represents satellite systems like the Advanced Communications Technology
Satellite (ACTS) orbiting switch.
The ACTS will be controlled by a Master Ground Station (MGS) shown in Figure 1.2-2,
"Closed User-Oriented Scenario". A user of the ACTS satellite orbiting switch requests
services from the MGS, a combination of the NASA Ground Station (NGS) and the Master
Control Station (MCS). The MGS, in turn, commands the satellite to switch the
appropriate communications channels.
The ultimate aim of this element of the SCAR Program is to move these MGS functions on-
board the next generation ISDN communications satellite as shown in Figure 1.2-3,
"Advanced ISDN Satellite". The technical and operational parameters for the advanced
ISDN communications satellite design will be obtained from a software engineering model
of the major subsystems of the ISDN communications satellite architecture. Discrete event
simulation experiments will be performed with the model using various traffic scenarios,
design parameters, and operational procedures. The data from these simulations will be
analyzed using the NASA SCAR performance measures discussed in previous reports.




















































In order to associate modeling and simulation results with real-world data, some ISDN
hardware design and development were undertaken. Hardware development was limited to
the ISIS approach. Figure 1.2-4, "ISIS System Configuration for Remote Access",
illustrates the ISIS system configuration. The ISDN Satellite Terminal Adapter (ISTA)
hardware was designed to interface with the Type 1 network termination (NT1) at the user
site via the ISDN U-interface and the line termination (LT) unit of the ISDN switch. This
task completion report associates the ISTA hardware development directly with the design.
1.3 Document Overview
This document defines the ISTA proposed in the SCAR contract. The ISTA will be used to
demonstrate communications of an ISDN terminal with another ISDN terminal through a
satellite link. The satellite link could be furnished by either an ACTS or a Ku band earth
station terminal provided that a 160 Kbps full-duplex bandwidth is allocated for the ISTA.
All the ISDN services available to a user connected directly to a local exchange will be
available to a remote ISDN user with the exception that the service will have a propagation
delay of about 250 milliseconds.
This task completion report begins by describing the objectives of the ISIS hardware
experiment in terms related to a communications satellite connected to an ISDN terrestrial
link. A specific application of sending compressed video from NASA Lewis in Cleveland,
Ohio to the GTE #5ESS switch in Chantilly, Virginia is postulated as a context for
discussions for the development of the ISTA.
The ISTA development is decomposed into several detailed development views identifying
the design refinements along the way. These development views are described in terms of
their associated hardware, the chip set, and the software design. The ISDN basic access
superframe structure and the satellite link access HLDC Frame Structure are described
down to the bit level.
The ISTA activation and deactivation protocols for both the exchange and terminal
equipment are presented in the context of end-to-end Z-diagrams. The relationship between
the 68000 Development System and the ISTA is shown and a detail circuit diagram down
to the chip pin connections is provided.
Two appendices provide the complete ISTA details. Appendix A lists the Bill of Materials
and the presents the detail circuit diagrams for the ISTA hardware. Appendix B provides a
software flow diagram for the software used in the ISTA hardware as well as a complete




























POTENTIAL ISDN HARDWARE EXPERIMENTS
2.1 ISDN Hardware Experiment Objective
The objective of the ISDN Hardware Experiment is to demonstrate the feasibility of using
typical communications satellites to connect ISDN users to ISDN exchanges via a non-
ISDN Communications Satellite Link. Figure 2.1-1, "ISIS Hardware Development"
shows the top view of a user terminal connected to a #5ESS Switch via line termination and
network termination. The ISTA converts the ISDN Basic Access Superframe Structure
into Satellite Link Access HDLC Frame Structure suitable for transmission via satellite.
The ISTA design must also be capable of reversing the process on the network side of the
satellite connection.
2.2 ISDN Typical Basic Access - Terrestrial/Satellite Links
Figure 2.2-1, "ISDN Typical Terrestrial/Satellite Links", shows customer premises
connected to an ISDN switch at a local telephone exchange by a U-interface with 3.5 miles
of twisted pair copper wire. This connection between the NT1 unit and the line termination
(LT) provides the user with all the access for basic rate ISDN services.
Replacing this copper wire with a satellite link requires matching both the NT1 and the LT
termination in terms of bit transfer, protocol timing and data rate adaption related to CCITI"
time-out values. Both the satellite and the corresponding ground system must be capable of
supporting the typical ISDN 160Kbps basic access rate. The ISTA ensures that the protocol
and user data conversions permit the timely support of the ISDN protocol and data.
2.3 Potential Application of ISTA
One of the postulated demonstrations of the ISTAs is to provide ISDN connectivity
between the NASA Lewis Complex and the GTE #5ESS at Dulles International Airport.
Figure 2.3-1, "Potential ISDN Satellite Connectivity", shows a compressed video image at
NASA Lewis, Cleveland, Ohio being transmitted to GTE Chantilly, Virginia via ISTA
equipped ground terminals. From GTE-Chantilly the ISDN frames pass through a U-
interface in the Brite Channel Bank across 10 miles of fiber optic link to a Brite channel
bank in the GTE Dulles #5ESS ISDN Switch. Tests of throughput and response-time can
be made using this configuration or other similar configuration. The principal message for
this report is that the ISTA provides the necessary conversion between the ISDN world and
the communications satellite world.
2.4 Typical Application of ISTA
Figure 2.4-1, "Typical Remote Site ISDN Application with ISTA" shows a more detail
view of the application of these ISTA devices. The twisted pair connection to the NT1 or
the ISDN switch provide generic access to typical teleco services. Whereas, the RS-449
connectivity to satellite modems permit the use of communications satellites as





































3.1 ISTA Top View
At the top level, the ISTA interfaces the U-interface with the RS-499 interface at the
160Kbps rate. Figure 3.1-1, "ISDN Satellite Terminal Adapter (ISTA)", shows the ISTA
between the user terminal and the Low Bit Rate Terminal (LBR-2). The expanded view at
the LT and HDLC level, and the development using the MC145472, the MC68302, and
RS-449 Driver/Receiver chip set are discussed in subsequent sections.
3.2 ISTA Functional Block Diagram
Figure 3.2-1, "ISTA Functional Block Diagram", shows both the CPE side and the switch
side of the ISTA. For the CPE side the U-interface connects the user NT1 to a line terminal
that is connected to a HDLC processor that converts the basic access frames to the RS-449
frames for the communications satellite. On the switch side of the ISTA the RS-449 frames
are converted by the HDLC processor to provide ISDN basic access frames between the
NT unit and the LT unit of the #5ESS ISDN Switch. Figure 3.2-2, "Specific Network and
Line Terminations", depict the ISTA device with its development parameters.
3.3 ISTA Frame Structures
Each side of the ISTA has its unique frame structure to accommodate their respective
protocols. Figure 3.3-1, "ISTA Frame Structures", shows both frame structures. The
ISDN Basic Access Superframe Structure uses a format of 1920 bits. The transmission
across the U-interface is organized into groups of eight 2B1Q frames, called superframes.
A frame consists of three fields:
Synchronization word (SW): Used for physical layer synchronization and
frame alignment. It consist of a pattern of 18 bits.
User Data (12(2B+D): 12 groups of 2B and D information. Each group
contains 8 B1 bits, 8 B2 bits, and 2 D bits resulting in 216 bits of user data.
Overhead Data: These bits are used for physical channel maintenance, error
detection and power status. A total of 6 bits are used per frame.
As shown in Fig 3.3-1 the inverted synchronization word (ISW) identifies the first frame in
the superframe; its is a pattern of 18 bits that is merely the inverse of the normal
synchronization word. The superframe organizes the 6 overhead bits of each frame into a
block of 48 bits
The satellite link access HDLC frame structure consists of 1808 bits apportioned in a
different manner. The eight frames of user information are combined into a single frame of
1728 bits for the 96(2B+D). The overhead bits are collected into Flag, Control, CRC, M-


































3.4 ISTA Chip Set
The ISTA design shown in Figure 3.4-1, "ISTA Hardware Block Diagram", includes
using the MC145472 ISDN U-Interface Transceiver, the MC68302 Multi-Protocol
Processor and added RAM/ROM for suitable memory. The serial communication
controllers on the MC68302 are connected to RS-449 drivers and receivers used to drive
the ISDB U-interface transceiver. The third serial communications controller connected to
the same MC68302 peripheral bus as the other two communications controllers provides
HDLC frames to the RS-449 line Tx/Rx function.
This same ISTA design is capable of supporting the CPE side and the switch side of the
interface. To synchronize with satellite timing the U145472 derives timing from the
received satellite clock pulses using in a phase lock loop to control the ISDN U-interface
transceiver when the ISTA is used on the switch side - Switch to Satellite interface. The
same loop timing switch is open when the ISTA is used on the CPE side - NT1 to Satellite
interface. Figure 3.4-2, "Network Timing Diagram", shows the signal interactions among
the chips used in the development of the ISTA hardware.
3.5 ISTA Software
The ISTA design uses off-the-shelf chip sets that require principally pin to pin circuit
connectivity. These chips, however, rely on digital instructions to perform their
transmission, reception, and protocol frame conversion processes. Figure 3.5-1, "ISTA
Software Flow Diagram", depicts the top level flow diagram for the ISTA software. After
the sequential initialization of the MC68302, the HDLC Comm, the 2B+D Comm and the
SCP the software selects the U interface initialization depending on the ISTA switch
setting. After all these initialization on both ISTAs the respective software starts the
appropriate activation procedure and waits for an interrupt.
These interrupt service routines include:
* M4 Bits Processing
* Activation/Deactivation
* Embedded Operation Channel Processing
* IDL "2B+D" Tx and Rx Buffer Processing
* HDLC Tx and Rx Buffer Processing
The ISTA software is being developed on a system like the 68000 Development System
using the MC145494 Evaluation Kit and ADS302 Development System shown in Figure
3.5-2, "ISDN Satellite Terminal Adapter Development System". A complete listing of the
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Figure 3.5- 1 ISTA Software
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Before meaningful ISDN communication services can be provided through the satellite,
each ISTA must be activated with the proper protocol sequence in conjunction with its
counter part ISTA at the other end. In that context, activations can be viewed as being
initiated by either the network exchange or initiated by the terminal equipment.
4.2 ISTA Activation Initiated by the Exchange
Figure 4.2-1, "Total Activation Initiated by the Exchange", shows the sequence of
protocols initiated by the exchange and the responses that will permit the ultimate
communication of ISDN user traffic. The Z-chart of these protocol sequences is aligned
with a top level block diagram of the satellite connectivity between the ISDN switch and
the terminal equipment (TE). The exchange begins the activation process from its null state
when it receives an activation request (AR) protocol message. The switch LT changes its
state to activation proceeding (AP) and sends an activation request to its local ISTA,
NT>ISTA, which immediately sets its state to the activation proceeding (AP) state. The
AR protocol message received by the NT section of the ISTA converts the digital AR
message into control bits in the HLDC frames that are continually being sent through the
communications satellite to the other ISTA, SAT>LT, and sets its state to AP. The
NT>SAT ISTA begins the exchange of synchronizing information with the LT at the
Exchange.
Meanwhile the HDLC protocols with the set control bits are received by the SAT>LT ISTA
which sets its state to AP and begin exchanging synchronizing information with the user
terminars NT. That NT also sets its state to AP. The superframe synchronization (SS) on
the each side of the satellite results in both the exchange-LT and the equipment -NT being
set to the SS along with their corresponding ISTAs. The user-NT sends an Info2 message
indicating it is ready to receive user data as Info3. The proper reception of Info3 sets the
states of all the interfaces to activated (act=l) along the way and an activation indication
(AI) state is entered. The timely response to an Info3 message by an Info4 message keeps
all the interfaces synchronized for continuous information flow.
4.3 ISTA Activation Initiated by the Terminal Equipment
Figure 4.3-1, "Total Activation Initiated by Terminal Equipment", shows the sequence of
protocols initiated by the exchange and the responses that will permit the ultimate
communication of ISDN user traffic. The Z-chart of these protocol sequences is aligned
with a top level block diagram of the satellite connectivity between the ISDN switch and
the terminal equipment (TE). The terminal equipment begins the activation process from its
null state by receiving an activation request (AR) protocol message in the form of Infol
from the terminal equipment. The protocol exchange process continues in the same fashion
as described above until all interface states are in the activated state (act=l), signaling
activation indication (AI), and a superframe synchronized flow of information is flowing in






4.4 ISTA Deactivation Process
Figure 4.4-1, "Total Deactivation Process", shows the sequence of protocols initiated by
the exchange and the responses that will permit the deactivation of all the interfaces. The Z-
chart of these protocol sequences is aligned with a top level block diagram of the satellite
connectivity between the ISDN switch and the terminal equipment (TE). The LT on the
exchange side receives a deactivation request (DR) that is passed along in term of state
changes, protocol messages, and reset at the interfaces Then at the terminal user end the





































This task completion report for the ISIS Hardware experiment development presented the
complete end-to-end view from the basic objectives to the ISTA circuit design. The ISTA
hardware development is applicable to the the Interim Service ISDN Satellite (ISIS) and
can be used with any HDLC interfaced communications satellite. The ultimate aim of this
aspect of the SCAR Program is to demonstrate that ISDN communications via satellite is
possible and to corroborate the engineering design values for new advanced ISDN
communications satellite. The technical and operational parameters for this ISDN
advanced communications satellite design will be obtained from an engineering software
model of the major subsystems of the ISDN communications satellite architecture.
Discrete event simulation experiments will be performed with these ISIS models using
various traffic scenarios, technical parameters, and operational procedures. The data from
those simulations will be analyzed using the performance measures discussed in previous
NASA SCAR reports. These same data will be compared from data gathered from
hardware experiments using ISTAs cited in this report.
5.2 Review
This task completion report began by describing the objectives of the ISIS hardware
experiment in terms related a communications satellite connected to an ISDN terrestrial link.
A specific application of sending compressed v:.dco from NASA Lewis in Ohio to the GTE
#5ESS switch in Virginia was postulated for discussions about the design of the ISTA.
The ISTA development was decomposed into several detailed views identifying the
development refinements along the way. Each of these development views was described
in terms of their associated hardware, the chip set, and the software development. The
ISDN basic access superframe structure and the satellite link access HLDC Frame Structure
were described down to the bit level.
The ISTA activation and deactivation for both the exchange and terminal equipment was
discussed in the context of end-to-end Z-diagrams. The relationship between the 68000
Development System and the ISTA was shown and a detail circuit diagram down to the
chip pin connections was provided together with a listing of the ISTA sota'cc ,.,.,,.,,..
5.3 Continuing Efforts
The ISTA is NOT complete. The subcontractor is in the process pf building three ISTAs
suitable for experiments with ACTS or other communications satellites. Experiments will
be conducted to verify the performance of the ISTA and to demonstrate the proof of
concept. The experiment configuration will include ISDN terminals, ISTAs, the ISDN hub
switch and, optionally, the ACTS/TDMA simulator. An ISDN protocol emulator/analyzer
will be used to verify protocol conformance of the ISTA interfaces. The ACTS/TDMA
hardware simulator could be used to augment ISTA testing. The ACTS/TDMA simulator
would provide a hardware simulation of ACTS call processing procedure, processing
d,_'lays, ana _witching delays and would help the team to undertake more advanced iSDN
corrunumcauons tests, l_xpertrnents are expected to include ISDN call applications such as
voice call management, video conference, and Group IV facsimile transmission in addition
to various passive bus configurations. An update to this report will be provided after the
subcontractor delivers the three ISTA's in July 1992.
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APPENDIX A
ISTA HARDWARE CIRCUIT DIAGRAMS
This appendix presents the circuit diagrams associated with the ISDN Satellite Terminal
Adapter (ISTA). A top view of the ISTA is shown in the "ISTA HARDWARE BLOCK
DIAGRAM" followed by a "CLOCK PASSING DIAGRAM" indicating the signal
interactions among the chips. The next few charts show the pin by pin connections of
these chips and other components. The last page of this appendix provides the "Bill of
Material" for the ISTA.
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ISTA SOFTWARE SOURCE CODE
This appendix presents an ISTA hardware overview, a review of the design requirements
and limitations, list the major software components, and sequences through the software
development. A complete listing of the ISTA source code follows a pictorial overview of
the "ISTA Software Events and Data Flow Diagram".
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1. ISTA HARDWARE OVERVIEW






U Interface Process (UIPRO)
Satellite Channel Process (SATPRO)
ISTA Core Process (CORE)
4. SOFTWARE DEVELOPMENT
ISTA HARDWARE OVERVIEW
Motorola MC68302 Integrated Multiprotocol Processor (IMP)






DESIGN REQUIREMENTS AND LIMITATIONS
1. U-interface Side
Operate in either NT or LT mode. Switch selectable.
Supports only cold start activation mode.
Only a LT can initiate deactivation process.
Support Embedded Operation Channel (EOC) processing
transparently.
2. Satellite Channel Side
Supports only HDLC framing in a transparent mode.
No HDLC protocol processing.
No retransmission.







2. U Interface Process (UIPRO)
3. Satellite Channel Process (SATPRO)













Interrupt Controller and Exception Vector Table.
Parallel Port A and Port B
- LED output
- IDL Clock 2.56 Mhz input
- SCP enable output
- U chip reset
- NT/LT mode input
SCC1 (for U interface),
- IDL Non-Multiplexed Serial Interface Mode
- IDL slave
- 10-bit mode operation.
Total transparent mode (promiscuous mode).
SCC2 (for satellite interface)
HDLC mode operation
SCP for U-interface control and monitoring
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2. Frame Transmission Routines
Frame transmission on SCC and SCP ports
Tx_ui - Send frame out to the U-interface chip
Tx_abort_ui - Abort frame output to U-interface chip
Tx_hdlc - Send data out to the satellite channel




write data to SCP port for U-interface chip
operation




U CHIP DRIVER (SCP PORT)
1. U Chip Initialization
LT or NT mode by a hardware switch setting
10-bit mode IDL transmission
IDL master
All N R3 register interrupts are enabled
2. Channel Activation and Deactivation
U_act_req for channel activation





Reset U interface chip
Read Embedded
(EOC) data























Initialize a free buffer pool
Get free buffer and assign to a SCC
receiver
Buf_return Return buffer to free pool
4. SCC Buffer Utilization
Initially 8 buffers for each SCC's Receive Buffer
Descriptor Table.








- Level 4 Interrupt
SCC1 and SCC2 Interrupts
- Level 6 Interrupt (EXIRQ)
U Chip Status Interrupt
SCCl interrupt (U Interface)














. U Chip Status Interrupt
- NR3 register interrupts.
- link status change (NR1)
- EOC data update indication
- end of Superframe indication




Led_on - Turn off a LED.
Led_off - Turn off a LED.
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U INTERFACE PROCESS (UIPRO)
FUNCTION:
U interface activation and deactivation process
Received U interface Superframe for satellite channel
transmission.
Received satellite link frame for U interface transmission.
Supplying new data buffer for reception
Return buffer after transmission for SCCI.
CRC error handling.
Notify remote ISTA of CRC error on received Superframe.
This frame is transmitted at remote ISTA with forced CRC
error at the U interface.
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SATELLITE CHANNEL PROCESS (SATPRO)
FUNCTIONS:
Satellite channel establishment and maintenance.





Received HDLC frame for U interface transmission.
Received U interface frame for satellite transmission.
Supplying new data buffer for reception




1. Overall control of the ISTA software execution.
. Oversees the channel activation, data transmission and
deactivation processes at both U interface and satellite
interface.





System power-up or link deactivation.
Successful system initialization.
U-interface Activation at Local ISTA.
Remote Activate
Data Transfer
Activation request from remote ISTA.
Transparent 2B+D data and EOC
channel information transmission
Local Deactivate U inte_ace deactivation at local ISTA.
Remote Deactivate - Deactivation Request from remote
ISTA










* receive error mask bits
* lower (6) bits are defined as in RX BD status
*/
#define R_BUSY 0x8000
typedef sa'uct work_area {







/* next frame for conf*/
/* next frame for tx */
/* last requested frame */
/* next frame for rx */
/* first frame in pool */
/* end of pool (return to pool here) */
struct scc_pram *pram; /* port's parameter RAM */
struct scc_regs *regs; /* port's SCC registers */
struct imp_bd *imp_tbd; /* next tx BD in table to use */
struct imp_bd *imp cbd; /* nextconfBD in table to use */
struct imp_bd *imp rbd; /* next BD in table for rx */
struct imp bd *imp_pbd; /* next BD in table for pool buffer */
char tsize; /* number of Bd's in tx table */
char tfree; /* free BD slots */
char rsize; /* rx table size */
char rfree; /* free BD's in rx table */
unsigned tcount; /* number of frames tx-ed*/
unsigned rcount; /* number of frames rx-ed */
unsigned terr_cnt; /* number of transmit errors*/




/* max frame length */
/* rx buffer length */




* this file contains definitions

























/* maximum frame length */
/* address mask */
/* CRC constant (low word) */




/* base address in ROM */
*internal_ram; /* address of internal RAM */
/* configuration control */
WORD bar;
LONGWORD scr;
/* base address register */




/* DMA mode register */
/* DMA function code */
/* interrupt controller */
WORD intr_mode;
WORD intr_mask;
/* global intr mode */
/* interrupt mask reg */





/* port A control */
/* port A data direction */
/* port B control */
/* port B data direction */









/* base address 0 */






tO_mode;/* timer 1 mode register */
tO_ref; /* timer 1 reference register */
tl mode;/* timer 2 mode register */
WORDtl_ref;
WORDwd_ref;
/* timer 2 reference register */










loop_mode; /* id for loopback (-1 if not) */
upper;
tsize; /* number of tx buffers */
rsize; /* number of rx buffers */
minpool;/* min buffers in pool */
psize; /* # of buffers in pool */
rxerr_mask; /* receive error mask */
intr_trace; /* event tracing */
/* SCC common protocol parameters */
BYTE rfc; /* rx BD FC */
BYTE tfc; /* tx BD FC */





/* SCC configuration register */
/* SCC mode register */
/* SCC sync register */
/* SCC interrupt mask register */
/*




/* EC debug deleted other mode */
} pram;
} sccl3l;
short scp_smi_mode; /* SCP/SMI mode register */
/* physical configuration */
short si_mask;/* serial interface mask reg */




* definitions for the HDLC controllers
*/
/*










#define T X 0x4000
#define T_W 0x2000
#define T_I 0xl000
#define T L 0x0800
#define T CRC 0x0400
#define T_ERROR
#define TUN 0x0002

























0x01 /* data frame */
/* Activation Request */
/* Activation Indication */
/* Deactivation Request */
/* ready bit */
/* extern buffer */
/* wrap bit */
/* interrupt on completion */
/* last in frame */
/* transmit CRC (when last) */
/* error: underrun */
/* error: CTS lost */
/* buffer empty */
/* external buffer */
/* wrap bit */
/* interrupt on reception */
/* last BD in frame */
/* first BD in frame */
/* frame too long */
/* non-octet aligned */
/* received abort sequence */
/* receive CRC error */
/* receive overrun */












/* clear to send changed */
Ox40 /* carrier detect changed */
/* idle sequence status changed */
/* transmit error */
/* rec,.iv_ ftan,e */
/* busy */
/* transmit buffer */
/* receive buffer */
/*







/* transmit error */
Ox08 /* receive character, a word */
Ox04 /* busy */
Ox02 /* transmit buffer */





* The driver routines for handling receive





















* This is reached after being sent a RX_IND mesage
by the interrupt routine (interrupt on IMP
receiving an HDLC frame).
The receive buffer table is flushed of all HDLC
frames received: these frames are sent to the
port's upper layer.
The message sent is only a 32-bit code (not an
allocated MSG structure) and therefore must
not be relm-ed. Its structure corresponds to
the first 32-bits of a normal HDR structure.
the event message received
* Advance imp_rbd each time a
* received buffer is collected.
* The rxfr interrupt must be re-enabled after







register unsigned short status;
register R_FRAME *rl, *r2;
/* rl = first r_frame in frame */
/* status of BD */
[* r2 = current r_frame */
register R_FRAME *r3;
/* r3 = previous r_frame */
register IMP_BD *nextBD; /* next BD in frame */
int flen; /* accumulative frame length */
int plen; /* previous frame length (till last buffer) */
char eofr; /* boolean: end of frame recognized */
char bcount; I* number of BDs in this frame */
int crc; /* number of bytes in crc */
struct hdlc_mode reg *mode;
GETGCT(gct);
wa = (WORK_AREA *)child->work_area;
/*
* clear event bit
* this clears indications of old (masked) events
*/
wa->regs->event = (HDLC_RXFR I HDLC BUSY);
/*
* if receive is disabled,
* return immediately
*/
if( wa->flags & RX_DISABLE )












rl = r2 = r3 = wa->rx_q;
lien = 0;
eofr = bcount = 0;
while( !(status & R_E) )1
/*
* first check that r2 has been
* linked to the rx BD table
*/
if( !(r2->flags & LINKED TO TABLE) )
break;
bcount++;
* if first is set on the not first
* frame, the last buffer(s) where lost (busy?)
* and r2 is now start of new frame
*/






driver_trace(RX_IND, h->id, r 1);
/* send frame to upper layer */
if( R_BUSY & -wa->rxerr_mask )
return_to_pool(r I, child);
else












* update accumulative frame length
* on the last BD in a frame, the length
* is the length of the entire HDLC frame.
*/
plen = llen;
if( status & R_L )1
flen = nextBD->length;
/*
* remove the CRC from valid frames
* (note that the CRC may be split between
* the last two buffers)
*/
if( !(status & R_ERROR) ){
mode = (struct hdlc_mode_reg *)
&wa->regs->mode;
crc = (mode->crc_32? 4: 2);
lien -= crc;
if( status & R_LG )
r2->blen = wa->fr lng - plen;
else if( flen >= plen )
/* CRC in last buffer */
r2->blen = flen - plen;
else {
/* some of CRC in second last buffer */
r2->blen = 0;
r3->blen -= (plen - flen);







f!.en + ..... tBD-. ,e,.g,h,
r2->blen = nextBD->length;
/*
* if end of frame ...
*/
if( status & R_L ){
/*
* update status and length
* in new received frame,
* zero accumulative length






/* frame total length */
/* no more buffs in this frame */
/*






* pass r_frame to upper layer
* (subject to error mask).








r 1->hdr.err_info = status & R_ERROR;
wa->rerr_cnt++;
if((status&R_ERROR) & -wa->rxerr_mask )
return to_pool(r 1, child);
else
if( (*gct->send)(child->upper, rl) )
relm(rl);
if( (*gct->send)(child->upper, rl) )
relm(r 1);
rl = r3 = r2;
wa->rcount++;
eofr = 1;
r2 = r2->nextb; /* next R_FRAME for rx */
/*
* advance rbd (to next Rx BD in table)
*/






eofr = bcount = 0;
wa->imp rbd = nextBD;
I
status = nextBD->status; /* update status *[
wa->rx_q = rl;







m = getm(BUSY_IND, h->id, 0, 0);
if( m )l
m->hdr.status = status;
if( (*gct->send)( child->upper, m) )
relm(m);
/*
* enable BUSY interrupts if
* local busy was just cleared
*/
if( status == LOCAL_BUSY_CLEARED )
wa->regs->mask 1= HDLC BUSY;
//*
* re-enable interrupts
* setting the mask will result in an interrupt
* if any frames were received during the time
* the mask was zero. therefore, frames will not
* go unnoticed if received after exiting the while





















* mark local busy
* (checked when returning to pool)
*/
wa = (WORK_AREA *)child->work_area;
wa->flags I= LOCAL_BUSY;
Ill




* if still busy, notify upper layer
*/
if( wa->flags & (LOCAL_BUSY I POOL_EMPTY) ){
GETGCT(gct);
driver_trace(BUSY_lND, h->id, LOCAL_BUSY_DETECTED);
m = getm(BUSY_IND, h->id, 0, 0);
if( m ){
m->hdr.status = LOCAL_BUSY_DETECTED;
if( (*gct->send)(child->upper, m) )
relm(m);
*********************************************************
* File: hdlc t.c
* Description:
* The driver routines for handling
















* Request for transmission of an HDLC channel.
* T_FRAMEs are already linked via the driver's
* nextf pointer. It holds them in a linked list,
* linking them to the IMP's BD table as slots
* become available.
* arguments:









wa = (WORKAREA *)child->work area;
if( !wa->req_q )
wa->tx_q = wa->conf_q = t;
else {
wa->req _q->layer[0].nextf = t;














* Confirm transmitted frames. This routine
* is reached as result of a TX CONF (primitive)
* message sent to the driver module by the
* SCC interrupt routine handler.
* It implies that transmission of an HDLC
* flame has been completed.
* Note that transmit_frames is called to possibly link
* new frames to the BD entries that have been
* released.
* The message sent is only a 32-bit code (not an
* allocated MSG structure) and therefore must
* not be relm-ed. Its structure corresponds to
* the first 32-bits of a normal HDR structure.
* arguments:
* h the event message received
* child the child structure involved
* return code:
* side effects:
* Interrupts for TXBD should be re-enabled (they











wa = (WORK_AREA *)child->work_area;
l*
* clear event bit




* if confirm is disabled,
* return immediately
*/
if( wa->flags & CONF DISABLE )
if( wa->flags & CONF ACTIVATE )
wa->flags &= .--CONF ACTIVATE;
else
return;
while( t = cortfi.rm frame(wa) )(
i++;











* Called after receiving an HDLC_TXE interrupt.
* This can result from either CTS lost or
* transmit underrun.
* The message sent is only a 32-bit code (not an
* allocated MSG structure) and therefore must
* not be relm-ed. Its structure corresponds to
* the first 32-bits of a normal HDR structure.
* arguments:
* h the event message received









wa = (WORK_AREA *)child->work_area;
/*











* Sent by an upper layer to immediately
* stop transmitting on this channel
* (if a buffer is currently being tx-ed,
* an abort frame will be generated).
* The STOP TX command is issued.
* arguments:
* h the event message received










issue cmd(STOP_TX + (h->id << 1));
wa->flags I= TX_STOPPED;





* definitionsof IMP memory structures
*/
/* Buffer Descriptors */






* transmit BD's status (common to all modes)
*/
#define T_R 0x8000 /* ready bit */
#define T_X 0x4000 /* extern buffer */
#define T_W 0x2000 /* wrap bit */
#define T_I 0xl000 /* interrupt on completion */
/*
* receive BD's status (common to all modes)
*/
#define R_E 0x8000 /* buffer empty */
#define R X 0x4000 /* external buffer */
#define R_W 0x2000 /* wrap bit */











/* Rx FC register */
/* Tx FC register */
/* Rx buffer length */
/* Rx internal state */
/* Rx buffer number */
rptr; /* Rx internal data pointer */
rcount; /* Rx byte count */
rtemp; /* Rx temp */
WORD tstate; /* Tx internal state*/
WORD tbuf; /* Tx buffer number*/
LONGWORD tptr; /* Tx internal data pointer */
WORD tcount; /* Tx byte count*/
WORD ttemp; /* Tx temp */
WORD rcrcl; /* CRC low word (Rx) */
WORD rcrc2; /* CRC high word (Rx) */
WORD r_cmaskl; /* constant */
WORD r_cmaskh; /* constant*/
WORD ,,.,_._i, /* CRC l,_':,' _o_d (Tx) */
WORD tcrc_h; /* CRC high word (Tx) */
WORD discard_cnt; /* discarded flames counter */




/* rx-ed abort counter */
/* not my frame counter */
/* retransmission counter */
WORD r_max; /* maximum frame length */
WORD r_maxcnt; /* maximum frame counter*/
WORD r_mask; /* address mask*/
WORD r_addrl; /* address 1 */
WORD r_addr2; /* address 2"/
WORD r_addr3; /* address 3 */
WORD r_addr4; /* address 4"/
} HDLC_PRAM;
Transp_ent Mode parame_r RAM
struct txparent_pram {
BYTE rfc; /* Rx FC register*/
BYTE tfc; /* Tx FC register */
WORD rblen; /* Rx buffer length*/
WORD rstate; /* Rx internal state*/
WORD rbuf; /* Rx buffer number */
LONGWORD rptr; /* Rx internal data pointer */
WORD rcount; /* Rx byte count*/
WORD rtemp; /* Rx temp*/
WORD tstate; /* Tx internal state */
WORD tbuf; /* Tx buffer number*/
LONGWORD tptr; /* Tx internal data pointer */
WORD tcount; /* Tx byte count */




(overl_d on tx bd16,7] of SCC channel[21)
#define SCP_R 0x8000 /* Ready bit in BD */
struct scp smi pram {
WORD res[3]; /* reserved*/
WORD smi0_r; /* smi 0 Rx BD */
WORD smi0_t; /* smi0Tx BD*/
WORD smil_r; /* smi 1 Rx BD*/
WORD smil_t; /* smi 1 Tx BD*/
WORD internal[6]; /* for internal use only*/
WORD scla_bd; /* Tx/Rx BD */
W()RD berr; /* bus error channel number _','




typedef struct imp {
/* BASE + 0x000: user data memory */
BYTE udata[0x249]; /* 0x240 bytes user data*/
BYTE uemptyl0xlc01; /* empty till 0x400*/















/* BASE + 0x800: INTERNAL REGISTERS */
/* DMA */
WORD dma_resl; /* reserved */
WORD dma_mode; /* dma mode reg*/
LONGWORD dma_s; /* dma source*/
LONGWORD dma_d; /* dmadestination */
WORD dma_cnt; /* dma byte count*/
BYTE dma_status;/* dma status*/
BYTE dma_res2; /* reserved */
BYTE dma_fc; /* dma function code */
BYTE dma_res3; /* reserved */
/* Interrupt Controller */
WORD intr_mode; /* interrupt mode register*/
WORD intr_pending; /* interrupt pending register*/
WORD intr_mask; /* interrupt mask register*/
WORD intr_inservice;/* interrupt in service register */
LONGWORD intr_res; /* reserved*/
i* Parallel i/(3 */
WORD pa_control;/* port A control */
WORD pa_direction; /* port A data direction */
WORD pa_data; /* port A data register */
#define SCP EN MSK 0x080
#define U RESET_MSK 0xl00
#define NT_MODE_MSK 0x200
WORD pb_control;/* port B control */
WORD pb_direction; /* port B data direction */
WORD pb_data; /* port B data*/
#define USYNC_LED MSK 0x01
#define SATSYNC_LED_MSK 0x02
_, r. _ *,_Tr',r* _ r",r_ • ,_-.
,Jll,L_,x LL...., L_,_r. ',.'_t)4
WORD p_res; /* reserved */
/* Chip Select */
LONGWORD cs_res;
/* Timer
WORD cs0_base; /* base address 0"/








WORD t0_mode; /* timer 0 mode register*/
WORD t0_ref; /* timer 0 reference register */
WORD t0_cap; /* timer 0 capture register*/
WORD t0_counter;/* timer 0 counter */
BYTE tim_res0; /* reserved*/
BYTE t0_status; /* timer 0 status */
WORD wd_ref; /* watch dog timer reference*/
WORD wd_counter;/* watch dog counter*/
WORD tim res2; /* reserved */
WORD tl_mode; /* timer 1 mode register*/
WORD tl_ref; /* timer 1 reference register*/
WORD tl_cap; /* timer 1 capture register*/
WORD tl_counter;/* timer 1 counter */
BYTE tim_res3; /* reserved*/
BYTE tl_status; /* timer 1 status */
WORD tim_res4[3]; /* reserved*/
/* command register */
BYTE cr; /* command register*/
BYTE cr_res; /* reserved*/
/* reserved */
BYTE resrvd2[0x lel;














/* SP (SCP + SMI) */
WORD sp scm;
/* Serial Interface */
WORD si_mask;
WORD si_mode;
resvd; /* reserved */
conf; /* SCC configuration register */
mode; /* SCC mode register */
sync; /* SCC sync register */
event; /* SCC event register */
resl; /* reserved */
mask; /* SCC mask register*/
res2; /* reserved*/
status;/* SCC status register */
res3; /* reserved*/
res4; /* reserved*/
/* scp, smi mode + clock control */
/* mask register */







* IMP interrupt routines.
* These should all be called from user code
* via the GCT.
* All routines expect to be passed a pointer to
















#define CLEAR_BIT(x, bit) x -- bit
static intr event (LONGWORD event);
u_intr() /* IRQ6 interrupt*/
{
BYTE intr;
BYTE nrl_data, brl_data, br3_data;
WORD nr6_data;
INTR_EVENT tmp;
/* read interrupt status register */
scp_nb_read (NR3, &intr);
if (intr & U_IRQ3)
[
scp_nb_read (NR1, &nrl_data);




if (intr & U IRQ2)
[
scp nr6 read (NR6, &nr6_data);
tmp.u.ui.u re_ = nr6_data;
tmp.u.ui.evt --- U_II'C.Q2;
intr_event (tmp.u.lw);
if (intr & U_IRQ 1)
{
scp_br_read (BR1, &brl_data);
tmp.u.ui.u reg = (WORD) brl_data;
tmp.u.ui.evt = U_IRQ1;
intr_event (tmp.u.lw);
if (intr & U_IRQ0)
{
scp_br_read (BR3, &br3_data};




























* Called by the sccN intr routine.
* Sends the appropriate message to the ISTA Core process.
* A message from an interrupt routine consists
* ofa32-bitnumber(NOTapointertoaMSG)
* defined as follows:
* 16 MSBs = interrupt_tye
* 16 LSBs = channel number
* a proper MSG structure is sent only to the SYS_MNG module
* for non-primitive event notification.
* Note: Two variables are used to store the event register.
* One (event) is used for event notification: all masked
* event bits are cleared here before examining its contents.
* arguments:







register unsigned char event;
register struct scc_regs *regs;
int j, cmd;
register IMP_BD *bdl. *bd2;
regs = &lmp->scc_regs[port[;
event = regs->event;
/* only consider unmasked interrupts */
event &= regs->mask;
if (port == 0) /* U interface port */
[
/*
* send event notifications.
* only issue the protocol interrupts once:
* the module will re-enable them
*/
if( event & TP_TXBD ){
regs->mask &= -TP_TXB D;
inlr event (TP_TXBD << 161 port);
)
if( event & TP_R.XBD )1
regs->mask &= -TP_RXBD;
intr_event (TP_RXBD << 161 port);
if( event & TP_BUSY ){
regs->mask &.= -TP_BUSY;
i,;tr_::',er,: (TP.__',_$Y :< !_: _pc_rt);
t
if( event & TP_TXE )
intr event (TP_TXE << 16 I port);
if(port==1)/* HDLC port */
I
if( event & HDLC_TXBD )[
regs->mask &= -HDLC TXBD;
intr event (HDLC_TXBD << 16 1port);
if( event & HDLC_RXFR ){
regs->mask &= -HDLC_RXBD;
intr_event (HDLC_RXBD << 16 I port);
if( event & HDLC_BUSY ){
regs->mask &= -HDLC_BUSY;
intr_event (HDLC BUSY << 16 Iport);
}
if( event & HDLC TXE )
intr_event (HDLC_TXE << 16 t port);
I
/*






Intr_evt[Head_idxl = (INTR_EVENT) event;
Head idx = (++head_idx) % MAX_EVT_ENTRY;
@
** MODULE




** This file contains buffer management routines for the ISTA software
** REVISION HISTORY
**




#include "istabuf.h" /* buffer header definitions */
/* GLOBAL VARIABLES */
externQHEAD Freeq;
extern BYTE Buffer_area[FRAME_SIZE * BUF_COUNT1;
void lsta init bufmnt (void)



















buffers according to the specified buffer size from the
/* the address of the queue header */
WORD data_size,
/* data size of the buffer to be built. */
LONGWORD mem_addr,
/* memory starting address from where buffers
* are to be built. */









** 1. The p_queue queue header needs to be "defined" previously.
t
p_BUF_HEADER p_buf;
WORD total buf size;
LONGWORD end_mem_addr;
/* Compute the total number of bytes in the buffer */
total buf size = BUF_HEADER_SIZE + data_size;
end_mere addr = mem_addr + mem_size;
/* Keep going as long as there is enough memory */
while (( mem_addr < end_mem_addr ) &&
( mere_size >= total buf size ))
p_buf = (p_BUF_HEADER) mem_addr;
/* initialize the buffer header and out it on the queue */
_:_l_ul-/|J_l],._.',t -- ,,_I _v ,
p_buf->data_count= O;
Nq (p_queue, &p_buf);
/* move to the next buffer address */
mem_size -= total buf size;
mem_addr += total buf size;
/************
** FUNCTION





** This function is used to define queue specified. It initialize


























** Return_buf is used to return a buffer to its original
** free queue. If the buffer count is incremented to or beyond
** the high mark, the caller is informed through the return
** value.














** S_OK - the buffer is returned to its original queue
** NOTES
[
p_BUF_HEADER p_buf_hdr, p temp_buf;
/* type casting, but not ready to be used yet */
p_buf_hdr = (p_BUF_HEADER) (*p buffer);
/* move back to the start of BUF HEADER */
p. buf hdr--;
/* this is the original caller's variable */
*p_buffer = NULL;
/* zero out the actual data byte count of the buffer */
p buf hdr->data count =0;
/* Since this is the last buffer on the queue, it points to no one */
p bur hdr->p_next = NULL;
/* if the queue is empty, point the head and tail to the new buffer */
if ( Free_q.p_next == NULL )
I
Free_q.p_next = p buf._hdr;
Free_q.p_last = p buf_hdr;
else
{
/* attach the buffer to the end */
p_temp buf = Free_q.p_last;
p_temp buf->p_next = p_buf_hdr;
Free_q.p_last = p_buf hdr;




























- queue is empty and NO buffer is dequeued
/* now, dequeue a buffer */
p buf hdr = Free_q.p_next;
* p_buf'.'_:_ = (p_F, _._) p_bt_:_.t.dr;
Free_q.p_next = p buf hdr->p_next;
/* Is this the only buffer on the queue'? */
if (Free_q.p_next == NULL)
/* address of the "buffer pointer" if one has been
* dequeued
*/
/* If the queue is empty, let's not prolong the agony... */
if (Free_q.queue_depth == 0)
return (S_Q_EMPTY);
Free_q.p_last=NULL;
/* NILL the next buffer pointer of the dequeued buffer */
p buf hdr->p_next = NULL;
/* Decrement the number of entries in the queue */
Free_q.queue_depth --;
/* skip over the BUF_HEADER */
p buf hdr++;
/* type casting */
*p_buffer = (p_BYTE) (p_buf_hdr);
return (S_OK);
/t* lit, lit ilt lit,, ¢_,,,
** INCLUDE

















{ /* pointer to the next buffer */
struct buf...head *p_next;








{ /* pointer to the first buffer in queue */
p_BUF_HEADER p_next;
/* pointer to the last buffer in queue */
p_BUF_HEADER p_last;


















/* HDLC address field */
/* HDLC control field */
/* U chip superframe data */
/* M channel data */



































Icb.cur state = READY_ST;
/* We are ready to operate now */
while (TRUE)
t
/* check LT/NT switch change */
if (mode_changed())










while (Tail_idx != Head_idx)
event = Evt[Tail_idxl;
Evt[Tail_idx].lw = OxOL;







if (Icb->local_mode == LT)
return (TRUE);


















































/* process U chip interrupt */
switch (event.u.ui.evt)
case U_IRQ3: /* NRI state changed */
U_irq3 ((BYTE) event.u.ui.u_reg);
break;
case U_IRQ2: /* eoc, R6 updated */
U_irq2 (event.u.ui.u_reg);
break;
case U_IRQI: /* M4, BR1 updated */
U_irql ((BYTE) event.u.ui.u_reg);
break;











* 0 on success






register unsigned char *cr;
cr = &(Imp->cr);
* wait for semaphore bit
*/
for(i = 0; i < CR WAIT; i++)
if(!((*cr) & CMD_FLAG) ){









0xO0, /* base address in ROM */
0xBO0, /* address of internal RAM */
/* configuration control */
0x700, /* base address register */
OxS00, /* system control register */
/* dma */
0x0, /* DMA mode register */
0xO, /* DMA function code */
/* interrupt controller */
0x87a0, /* global intr mode */
/* Dedicated Mode, 1,6,7 edge trigger, V7-V5 = 5 */
0x3771, /* interrupt mask reg */
/* parallel port A */
0xOOOf, /* port A control */
/* PA0-PA3 RS449 in/out */
0x0182, /* port A data direction */
/* PA9 NT/LT input, PA8 U chip reset output,
* PA0-3 RS449 in/out
*/
0xO008, /* port B control */
/* PB3 as TIN1 for IDL clock input */
0xO007, /* port B data direction*/
/* PB0 Usync LED output, PB 1 Satellite sync output
* PB2 additional LED output
*/
/* chip selects */
0x0, /* base address 0 */
0xO, /* option register 0 */
0xO. /* base address 1 */
0xO, /* option register 1 */
0x0, /* base address 2 */
0xO, /* option register 2 */
0x0, /* base address 3 */
0x0, /* option register 3 */
/* timer */
Ox0, /* timer 1 mode register */
Ox0, /* timer 1 reference register */
0x0, /* timer 2 mode register */
0xO, /* timer 2 reference register */
OxO, /* watch dog timer reference resist */
/* SCC 1 - config parameter, Transparent Mode */
0xffff, /* id for loopback (-1 if not) */
0x01, /* upper module */






/* number of rx buffers */
/* rain buffers in pool */
/* # of buffers in pool */
/* receive error mask */
/* event tracing */
/* SCC common protocol parameters */
0x0, /* rx BD FC */
OxO. /* tx BD FC */





/* SCC configuration register */
/* EXTC, DIV 16 clock */
/* SCC mode register */
/* EXSYN, NTSYN. transparent MODE */
/* SCC sync register */
/* SCC interrupt mask register */
/* no receive char interrupt */
/* SCC I
* protocol specific parameter ram
*/
Oxl0a, /* scc max FRAME LENGTH */
OxO, /* address max */
0x0, /* r_addrl */
0x0, /* r addr2 */
0x0, /* r_addr3 */
Ox0, /* r_addr4 */
0xf0b8, /* CRC constant (low word)*/
0xO, /* CRC constant (high word) */
config end */
/* SCC 2 - config parameter */
0xffff, /* id for loopback (-1 if not) */
Ox01, /* upper module */
Ox08, /* number of tx buffers */
Ox08, /* number of rx buffers */
Ox08, /* rain buffers in pool */
0x08, /* # of buffers in pool */
Ox0, /* receive error mask */
Ox014, /* event tracing */
/* SCC common protocol parameters */
Ox0, /* rx BD FC */
0x0, /* tx BD FC */





/* SCC configuration register */
/* SCC mode register */
/* HDLC, NRZI, RTS aLways assert, send flag/idle */
/* SCC sync register */
/* SCC interrupt mask register */
•,_;_-vLocol specific parameter ram
*/
OxlOa, /* scc max FRAME LENGTH */
0x0, /* address max */
OxO, /* r_addrl */
0xO, /* r_addr2 */
0x0, /* r_addr3 */
0x0, /* r_addr4 */
0xfOb8, /* CRC constant (low word) */
0x0, /* CRC constant (high word) */
/* SCC 2 config end */









/* id for loopback (-1 if not) */
/* upper module */
/* number of tx buffers */
/* number of rx buffers */
/* rain buffers in pool */
/* # of buffers in pool */
/* receive error mask */
/* event tracing */
/* SCC common protocol parameters */
0x0, /* rx BD FC */
0x0, /* tx BD FC */





/* SCC configuration register */
/* SCC mode register */
/* SCC sync register */
/* SCC interrupt mask register */
/*










r, scc max FRAME LENGTH */





'* CRC constant (low word) */
'* CRC constant (high word) */
/* **** SCC 3 config end **** */
Ox0700, /* SCP/SMi mode register*/
/* SCP clock div 3, scp enabled, SMI disabled */
};
/* physical configuration */
0xffff, /* serial interface mask reg */
Ox015e /* serial interface mode reg SIMODE */
/* B 1,B2,D route to SCC 1, SCC2 & SCC3 not connect
* to multiplexed serial interface, IDL mode supported
*/
p_IMP Imp = Dr->internal_ram;
P_SCP_SMI_.PRAM p_Spram; /* SCP parameter ram addr*/
I'__C'__S_fl_MODE p S;:lud_., /* 3.r'MGDE ._t.,ster address */
WORK_AREA Wa[2]; /* SCC1 and SCC2 work area */
QHEAD Free_q;
BYTE Buffer_area[FRAME_SIZE* BUF COUNT];
INTR_EVENTEvt[MAX_EVT_ENTRYI;
WORDHead_idx,Tail_idx;
































/* create buffers for operation */
lsta init bufmnt0;
/*
* write IMP configuration registers




* initialize SCC1 and SCC2, BUT NOT SCC3
*/




/* initialize SCC for specific operation
* SCC1 -> transparent operation for IDL interface
* SCC2 -> HDLC operation of satellite interface
* SCC3 -> for SCP interface
,
* Transparent Mode was done in scc_init already
*/






* Initialize the global SCC parameters.
* These are parameters of relevance to
* all SCC's, irrespective of their mode
* of operation.
* arguments:
* port the number of the SCC port (0, 1) = SCC1, SCC2
























* set scc common protocol parameters
* SAME FOR BOTH TXPAP, d_NT _d'rD HDLC MODE
* rx BD FC
* tx BD FC
















* Intialize the SCC receive BD table.
* All status bits (except Wrap on the last BD)
* are cleared (the Empty bit will be set later
* for each BD by fill_rtab).
* arguments:
* port the SCC port involved








for(i = 0; i < rsize; i++){
(Imp->pram[portl.scc.rbd + i)->status = 0;
}




* Initialize an SCC transmit table.
* _guments:
* port the SCC port involved







for(i = O; i < tsize; i++){
(Imp->pram[portl.scc.tbd + i)->status = T_X;
]























/* interrupt controller */
Imp->intr_mode = Dr->intr_mode;
Imp->intr_mask = Dr->intr_mask;
/* parallel port A */
Imp->pa_control = Dr->pa_control;
Imp->pa_direction = Dr->pa_direction;
!mp->pb_contro! = Dr->pb control;
!mp->pb_direction = Dr->pb_direction;
/* chip selects */
Imp->cs0_base = Dr->cs0 base;
Imp->cs0 option = Dr->cs0_option;
Imp->csl_base = Dr->cs l_base;








Imp->tl _mode = Dr->t l_mode;
Imp->tl_ref = Dr->tl_ref;
lmp->wd ref = Dr->wd_ref;
/* SCP port MODE */
Imp->sp_scm = Dr->scp smi_mode;
p_Spram = (P_SCP_SMI_PRAM) &Imp->praml2l.scc.tbd[4];
p_Smode = (P_SCP_SMI MODE) &Imp->sp_scm;








* Initialize the driver tables for
* HDLC ports.
* arguments:
* port port #














spram->pscc.h.r_addr2 = scc->pram.h.r addr2;
spram->pscc.h.r addr3 = scc->pram.h.r_addr3;
spram->pscc.h.r_addr4 = scc->pram.h.r_addr4;
spram->pscc.h.r_cmaskl = scc->pram.h.r_cmaskl;















SCP_ENABLE (Imp->pa_data = Imp->pa_data & (- SCP EN MSK))
SCP_DISABLE (lmp->pa_data = lmp->pa_data t SCP EN MSK)
U_UNRESET (lmp->pa_data = Imp->pa_data ! U_RESET_MSK)
U_RESET (Imp->pa_data = Irnp->pa_data & (-U_RESET_MSK))
LED_ON(a) (Imp->pb_data I= a)
























* Definitions of the IMP registers
*/
Base Address Register (address 0xf2)
#define WRITE_BAR(x) (*((short*)0xf2) = x)
typedef struct bar reg {
BIT fc : 3; /* 3 bit function code */
BIT cfc : 1; /* compare fc */
BIT base : 12; /* internal ram base address (bits 12-23) */
IBAR_REG;
typedef struct scr_reg {
BIT : 4;
BIT ipa : 1;
BIThwt : 1;
BIT wpv : 1;
BIT adc: 1;
BIT : 3;
/* interrupt priority active */
/* h/w watch dog timer */
/* write protect violation */
/* address decode conflict */
BIT wpve : 1; /* write protect violation enable */
BIT rmcst : 1; /* RMC cycles special treatment */
BIT emws: 1; /* external master wait state */
BIT adce : I; /* address decode conflict enable */
BIT bclm : 1; /* bus clear mask */
BIT frzw : 1; /* freeze watchdog timer enable */
BIT frz2 : 1; /* freeze timer2 enable */
BIT frzl : 1; /* freeze timerl enable */
BIT: 1;
BIT hwden : 1; /* hardware watchdog enable */
BIT hwdcn : 3; /* hardware watchdog count */
BIT rsten : 1; /* reset enable */
BIT divl6 : 1; /* low power prescale divide by 16 */
BIT lpen : 1; /* low power enable */
BIT lpdiv : 5; /* low power clock divider */
}SCR_REG;
#define WRITE_SCR(x) (*((long *)0xf4) = x)
#define CLEAR_IPA (((struct scr reg *)0xf4)->ipa = 1)






/* command opcodes */
#define STOP_TX 0x00
#define RESTART_TX 0x 10
#define ENTER_HUNT_MODE 0x20
#define RESET RX BCS 0x30 /* bisync only */
#define GCI_ABORT CMD_GCI I 0x04
#define GCI_TIMEOUT CMD_GCI I 0x 14
typedef struct scc_conf {
BIT woms : 1; /* wire-ORed mode */
BITextc : 1; /* external clock */
BIT txclk: 1; /* tx clock source */
BIT rxclk: 1 ; /* rx clock source */
BIT clock: 11, /* clock divider */
BIT div4 : 1; /* prescaler divide by 4 */
}SCC_CONF;
SCC mode register
/* SCC modes */
#define HDLC_PORT 0







#define SERIAL_ECHO 2 /* connect rx to tx */
#define NORMAL_SW 3 /* normal operation with CTS and CD */
/* under control of s/w */
0 /* normal operation with CTS and CD */
/* automatically controlled by SCC */
1 /* connect tx to rx */
/* hdlc mode register */
typedef struct hdlc_mode reg {
BIT min_flags : 4; /* min flags i,_t,^'_er..".a._e_ "_,'
BITcrc 32 : 1;/* 32-bit CRC*/
BIT : 2;
BIT retx : 1; /* enable retx */
BIT fig : 1; /* send flags between frames */
BITdata_enc:1; /* data encoding (NRZ/NRZ1) */
BIT diag : 2; /* diagnostic mode */
BIT rx_enable : I; /* rx enable */
EIT ix_enable : 1; /* tx enable */
BIT mode : 2;
}HDLC_MODE REG;
/*
* defines for SMI modes
*/
#define IOM_UNUSED 0 /* IOM: monitor not used */
#define IOM_DCHAN 1 /* IOM: monitor controls D channel */
#define IOM_DATA CNTRL 2 /* IOM: monitor txs data/control bytes */
#define IDL AM HUNT 4 /* IDL: hunt M and A channels on zero */
#define IDL M HUNT 5 /* IDL: hunt M channel on zero */
#define IDL A HUNT 6 /* IDL: hunt A channel on zero */
#define IDL NORMAL 7 /* IDL: normal (no hunt on zero mode) */
typedef struct












scp_start : 1; /* start SCP tx bit */
scp loop : 1; /* SCP Ioopback mode */
:1;
scp_prescale : 4; /* SCP prescale modulus select */





/* SMI mode */
/* SMI loopback mode */
/* enable SMI2 */
BIT smil_enable : 1; /* enable SMI1 */
} SCP_SMI MODE, P_SCP_SMI_MODE;
* defines for D/B channel routing




#define ROUTE_SCC 1 2
#define ROUTE_SCC2 3






typedef struct si_mode {
BITstz: 1; /* set L1T,xD to O (IOM) */
BIT sync_8 : 1;/* PCM only */
BIT Ioopback : 1 ; /* Ioopback mode */
BIT echo : 1; /* echo mode */
BIT : 2;
BIT b2_rout : 2; /* B2 routing (IDL, IOM) */
BIT bl_rout : 2; /* B 1 routing (IDL, IOM) */
BIT d_rout : 2;/* D routing (IDL, IOM) */
BIT nmsi_3 : 1;/* SCC3 routing */
BIT nmsi_2 : 1;/* SCC2 routing */
BIT mode : 2;
} SI MODE;
serial in_r_ce mask register
typedef struct si mask {




#define INTR_PBll 0x8000 /* parallel port B bit 11 */
#define INTR_PB10 0x4000 /* parallel port B bit 10 */
#define INTR_SCC0 0x2000 /* SCC port 0 */
#define INTR_DMAERR 0xl000 /* dma error */
#define INTR_DMA 0x0800 /* dma */
#define INTR_SCCI 0x0400 /* SCC port 1 */
#define INTR_TIMER0 0x0200 /* timer 0 */
#define INTR_SCC2 0x0100 /* SCC port 2 */
#define INTR_PB9 0x0080 /* parallel port B bit 9 */
#define INTR_TIMERI 0x0040 /* timer 1 */
#define INTR_SCP 0x0020 /* SCP port*/
#define INTR_TIMER2 0x0010 /* timer 2 */
#define INTR_SMI0 0x0008 /* SMI port 0 */
#define INTR_SMII 0x0004 /* SMI port 1 */
#define 1NTR_PB8 0x0002 /* parallel port B bit 8 */
#define INTR_ERR 0x0001 /* error */
typedef struct intr_reg {
BIT pb11 : 1; /* parallel port B bit 11 */
BIT pbl0 : 1; /* parallel oort B bit 10 */
BIT :ccO : I; /* SCC i.,or: 9 "'
BIT dmaerr : 1;/* dma error */
BITdma: 1; /*dma*/
BITsccl : 1; /*SCCport 1"/
BIT timerl : 1;/* timer 1 */
BITscc2:1; /* SCC port 2 */
BIT pb9 : 1; /* parallel port B bit 9 */
BIT timer2 : 1;/* timer 2 */
BITscp:l; /* SCP port */
BIT timer3 : 1;/* timer 3 */
BITsmi0: 1; /* SMI port 0 */
BITsmil : 1; /*SMIport 1"/
BIT pb8 : 1; /* parallel port B bit 8 */







#define INTREQ MAX 1
#define EXTREQ_B URST 2
#define EXTREQ_CYCL 3
(x & 2)
typedef struct dma_mode_reg {
BIT : 1; /* reserved */
BIT ext_cntl : 1; /* external control option */
BIT intr : 1; /* interrupt on completion */
BIT intr_e : 1;/* interrupt on error */
BIT req_gen : 2; /* request generation options */
BIT isource : 1; /* increment source address */
BIT idest : 1 ; /* increment dest address */
BIT ssize : 2; /* source size */
BIT dsize : 2; /* destination size */
BIT burst : 2; /* burst transfer control */
BIT reset : 1 ; /* software reset */
BIT start : 1 ; /* start bit */
} DMA_MODE REG;
chip select option register
#define DTACK 0xe000
#define ADR MASK 0xlffc
#define RW_MASK 0x0002
#define FC_MASK 0x0001
U interface chip registers
/* U interface read/write bit*/
#define U_WRITE 0x00
#define U READ 0x80



























BITrw :1; /* read or write */
B1Taddr : 3; /* address*/
BIT reset : 1; /* software reset */
BIT pd_en : 1; /* power down enable *l
BIT pdown : 1; /* absolute power down */
BIT normal : 1; /* return to normal */
} T_NR0;
typedef struct
BITrw : 1; /* read or write */
BITaddr : 3; /* address*/
BIT linkup : 1; /* link up */
BIT error : 1; /* error indication */
BIT sf_sync : 1; /* superframe sync */
BIT trans act_prog; :1;/* transparent/activation in progress */
} T_NRI;
typedef struct
BITrw : 1; /* read or write */
BIT addr : 3; /* address*/
BIT act_req : 1; /* activation request */
BIT deact_req : 1;/* deactivation request */
BIT sf_up_dis : 1;/* superframe update disable */




BITrw : 1; P read or write */
BITaddr : 3; /* address*/
BIT nrl_chg : 1; /* IRQ3 - state change in NR1 */
BIT eoc_chg : 1; /* h,,,,_. - coc NR6 is updated */
BIT m4_chg : 1; /* IRQ1 - m4 buf BR1 is updated */















/* read or write */
/* address */
/* enable IRQ3 */
/* enable IRQ2 */
/* enable IRQ 1 */
/* enable IRQ0 */
typedef struct
{
BITrw : 1; /* read or write */
BITaddr : 3; /* address*/
BIT res : 1; /* reserved */
BITbl : 1; /* block Bl */
BITb2 : 1; /* block B2 */




BITrw : 1; /* read or write */
BIT addr : 3; /* address*/
























/* act bit */
/* deact bit */
/* reserved */
/* act bit */
/* power status bit */
/* power status bit */





BIT cso : 1; /* NT cold start only */




BIT res : 3;/* M50, M60, M51 bits */
BIT febe_input : 1;/* febe input */











: 3;/* M50, M60, M51 bits */
1;/* received febe */
: 1;/* computed CRC check */
i;/* verified act */
1;/* verified deact */
1;/* superframe detect */
/* BR4 contains febe counter, BR5 contains nebe counter */
typedef struct
(
BIT bl loop : 1;/* B1 loop*/
BIT b2_loop : 1;
BIT bd_loop : 1;
BITtrpt loop : 1;
BITbl idl loop: 1;
BITb2 idl loop:l;
BITbd idl loop:l;




BIT res : 3; /* reserved*/
BIT idl_invert : 1; /* IDL invert*/
BIT idl_free run : 1; /* IDL free run*/
BIT idl_speed : 1; /* IDL clock speed */
/* 0 = 2.56 MHz, 1 = 2.048 MHz */
BITidl ms invert : 1; /* IDL master or slave invert */










BIT eoc_cntl : 2; /* eoc control */
BITm4_cntl : 2; /* M4 control */
BITm5m6 cntl : 2; /* M5/M6 control */
BIT febe_nebe : 1; /* febe/nebe control */
BIT res : 1; /* reserved*/
] T_BR9;
/* BR10 is reserved byte */
typedef struct
I
BIT act_cntl : 7; /* activation control */




BIT act_state : 7;
BIT act_timeout : 1;
T_BR 1I_READ;
/* activation state */
/* activation timer expire */
/* BRI2, BRI3 NOT defined */
typedef struct
{
BIT res : 1;/* reserved */
BIT rw_cntl : 1;/* 1 = ro/wo become rw */
BIT resl : 1;/* reserved */
BIT fr_defr_loop : 1;/* framer to deframer loop */
BIT tone_cntl : 1;/* superframe tone control */
BIT resl : 2;/* reserved */
BIT clk_en : 1;/* 1 = enable the clock */
} T_BRI4;





* This file contains routines used by SCC controllers
* to initialize an SCC channel












/** _******_*********** _¢* _** St** _**_**_******* _********** _*
* routine: see_pool
* description:
* Build a pool of receive buffers.
* Any buffers currently allocated to the receive
* pool of this port are released, new buffers
* will be allocated.
* Note that an extra R_FRAME is allocated at the
* end of the pool. This guarantees that the linked list
* of R_FRAMES comprising the rx-queue/rx-pool is
* never empty (an R_FRAME in the linked list is never
* linked to the receive BD table if its nextb pointer
* is null).
* arguments:
* port the scc port involved (0, 1 or 2)
* hum number of buffers (not including extra
* R_FRAME at end of pool)
* len the buffers length
,
* return code:
* 0 on success



















* Intialize the SCC receive BD table.
* All status bits (except Wrap on the last BD)
* are cleared (the Empty bit will be set later
* for each BD by fill_rtab).
* arguments:
* port the SCC port involved














for(i = 0; i < rsize; i++){
(lmp->pram[portl.scc.rbd + i)->status = 0;
}




* Initialize an SCC transmit table.
* arguments:
* port the SCC port involved














for(i = O; i < tsize; i++){
(Imp->pramlport].scc.tbd + i)->status = T_X;
}



















* Fill the receive buffer table with new buffers as possible.
* Called after collecting received frames (XXX_rxfr),
* when returning buffers to the receive pool (return_topool)
* and when creating a pool (scc_pool).
* arguments:
* return code:
* The number of buffers added to the rx table.
* side effects:
* Increment (modulo the receive table size) the imp_pbd






IMP_BD *rbd; /* BD in table */
rbd = Imp->pram[portl.scc.rbd;




* prepare status bits, leaving the








/* for SCC 1, IDL superframe starts from 2 byte offset in the
* data area
*/
if (port == 0)
p buf += 2;
rbd->buf = r->buf;
/*
* advance to next frame, BD
*/
rfree--;










* Replenish the Rx BD table.
* arguments:









* link frames to BD table
*/
i -: f'"__;tab(wa),
figs = wa->flags & (POOL_EMlYI_ I LOCAL_BUSY);
/*
* if there are less than minpool buffers
* intherxpool,issueabusyinterrupt
* andreducethemaximum frame length.
* (Note that in non-HDLC modes, the
* minpool value is set to zero).
*/
if( wa->pool_cnt < wa->minpool ){
if( !(figs & POOL_EMPTY) ){
wa->pram->pscc.h.r_max = wa->rlen;
wa->flags I= POOLEMPTY;




* clear local busy flag





* local busy situation may have either been
* cleared or detected
*/
if( figs )1











* This routine either enables, activates or
* disables the functioning of the receiver.
* Since the message is the address of a local
* variable, it cannot be sent.
* arguments:












child = gct->driver->child + m->hdr.id;
wa = (WORK_AREA *)child->work_area;




(*child->smac[S UB (RX_IND)l)(&rxtype, child);
break;
case ACTIVATE:
wa->flags I= RX ACTIVATE;












* Return the given R_FRAMES to the receive pool.
* All frames are automatically assumed to be from the
* same SCC port. Buffers of a frame are linked via nextb.
* arguments:















wa = (WORK_AREA *)child->work_area;
rl = r; /* save r in temp */
r2 = wa->rtp_q; /* save rtp in temp */
/*
* find the end of the frame
* NOTE: be careful noy to zero the RX_POOL
* bit which should already be set in flags.
*/
r->flags &=-LINKED TO TABLE;
r->hdr.status = 0;
wa->pool_cnt++;





r->flags &=-LINKED TO TABLE;
driver_trace(RTP, r->hdr.id, r );
}
* to be correct, the nextb of the old rtp
* should only be written after the rtp has
* been written with its new value
*/
wa->rtp_q = r; /* last buffer */
r2->nextb = rl;
/*
* keep receive BD table stoked up
*/
status = replenish rxbd(wa);
if( status ){
driver_trace(BUSY_IND, r->hdr.id, status);
m = getm(BUSY_IND, r->hdr.id, 0, 0);
if(m ){
m->hdr.status = status;





* This file contains routines that handle
* transmission of data over SCC channels.
* The routines here are used for all modes of
















* Attach one frame to the corresponding
* IMP transmit BD table.
* On entry, it is assumed that only the WRAP bit may be
* set in any empty BD.
* arguments:








register IMP_BD *bdl, *bd2;
register LAYER_INFO *1;
register IMP_BD *first;
unsigned char *soh, *stx, *etx, *eot;
IMP_BD *bd3;
/*






* see if enough buffers in BD table
*/




* clear status bit (except wrap bit)
* and set length and ptr fields in BD
*/
bdl->status &= (T_W IT_X);
if( l->flags & BISYNC_TRANSP )
bdl->status I= T_TR;
bdl->buf = &(n->hbufll->hoff]);
bdl->length = n->hsize - l->hoff;
bdl->status 1= T_R;
* prepare index for data buffer
*/




bdl->status I= (T_I IT_L);
/*
* set optional bits for









* update pointers and
* set Ready bit in first BD
*/
wa->tx q = NULL;










* 0 no more frames to confirm







register IMP_B D *b;
register T_FRAME *t, *tl;
[*






* if not linked to the tx table,
* there's no need to proceed
*/
if( !(t->layerl0l.flags & LINKED TO TABLE) )
goto out;
/*





* confirm only if transmitted:
* if an error was encountered,
* the remaining buffers will never be
* transmitted.
*/
if( b->status & T_R )
goto out;








* get next index in BD table
* for confirming
*/

















* Handle transmit error on an SCC channel.
* arguments:
* wa points to work area






register T_FRAME *t, *tl;
register IMP_BD *bd;




* the IMP may have set the error bits in the
* middle of a frame.
* if so, clear all Ready bits until the end
* of the flame and re-write the IMP's tx pointer
*/
retx = bd = wa->imp_cbd;
first = O;




/* find bd for which error was reported */
while( !(bd->status & T_ERROR) ){
first = bd->status & T_L;




if( first ) retx = bd;
/*
* no error bits are set:
* we must have already taken the faulty buffer
*/
if( bd == wa->imp_cbd )
return(0);
/* now clear Ready bits until end of frame */
bd = retx;
while( !(bd->status & T_R) ){
bd->status &= -T_ERROR;
if( bd != retx )
bd->status I= T_R;
if( bd->status & T_L )
break;






/* now write IMP's internal tx pointer */
wa->pram->pscc.h.tbuf = (int)retx - (int)wa->pram;
issue_cmd(wa->restart);
/*********_***** _************** _*** S************ **_**ia***
* File: scp.c
* Description:



















* Transmit a byte of data on the SCP channel.
* arguments:
* data the data byte for transmission
* return code:
* -1 channel not ready







/* Done bit was not cleared */
if( p Spram->scp bd & SCP_R ){
return(- 1);
p_Spram->scp_bd = *tx data;
F_,°,i;ram _ :cT_.'-d ',_ c c'9_k;
SCP_ENABLE;
/* transmission requested via mode register */
p_Smode->scp_start = 1;
j=O;
/* now, check the data rx result */
while ( p_Spram->scp_bd & SCP_R )
(
for (i = 0; i < 0x7f; i++)
if (j++ >= 5)
return (- 1);







tx data I= U_READ;
scp_tx_rx (tx_data, p_rx_data);
*p rx data &= 0x0f;
)












scp_tx_rx (addr, &tmp data);
*p rx data I= (trap_data & 0x0f);
*p rx data= *p rx data<< 8;
/* need to read a second time */
















/* first byte read should be garbage */












scp_br write (BR2, 0xf0);
scp br write (BR9, 0xcc);







* the R6 eoc value is not set.
*/
scp_nb_write (NR4 10x0f); /* enable all interrupt */
sco_isr 0
T_NR3 nr3 data;

























C_ner_ type define and constan_









/* TYPE DEFINITION */
typedef enum T_BOOLEAN {FALSE, TRUE} BOOLEAN;
/* some system wide data type definitions */
typedef unsigned char BYTE, *p_BYTE;/* 8 bit unsigned */
typedef char CHAR, *p_CHAR;/* 8 bit signed */
typedef unsigned short WORD; /* 16 bit unsigned */
typedef short int INTEGER; /* 16 bit signed */
typedef unsigned long LONGWORD; /* 32 bit unsigned */
typedef long int LONGINT; /* 32 bit signed */
typedef unsigned BIT; /* bitfield (16/32) */
typedef unsigned short STATUS_CODE; /* type for status return */
/* ISTA Cona'oi Block */
typedef struct
BYTE cur_state; /* current ISTA state */
#define RESET_ST 0 /* system in reset */
#define READY_ST 1 /* system ready for activation */
#define LOCAL_ACT 2 /* Activation detected locally,
pending remote activation */
#define REMOTE_ACT 3 /* remote activated, pending local activation */
#define DATA_TRANSFER 4 /* channel established */
#define LOCAL_DEACT 5 /* Local deactivation detected */
#define REMOTE_DEACT 6 /* remote deactivated*/





* Type def'mition for SCC0, SCC1 interrupt event table entry
*/
typedef struct
union I
struct {
WORD evt;
WORD port;
} u;
} INTR_EVENT;
} ui;
WORD u_reg;
BYTE evt;
BYTE re:;
LONGWORD Iw;
#define MAX_EVT_ENTRY 16
